 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| FAN2564 -- 300mA Low VIN LDO for Digital Applications January 2009 FAN2564 300mA Low VIN LDO for Digital Applications Features Input Voltage 1.65V to 3.6V Guaranteed 300mA Output High Initial Output Voltage Accuracy: 1% Fixed Output Voltage options from 1.2V to 2.8V Very Low Dropout: 100mV at 300mA 45A Quiescent Current at No Load Low Output Noise of 100VRMS Inrush Current Controlled to Less Than 500mA PSRR of 60dB at 1kHz 100s Startup Time Stable with Ceramic Capacitors Thermal and Short-Circuit Protection 4-bump WLCSP, 0.5mm Pitch 6-pin 2 x 2mm UMLP Description The FAN2564 operates from a minimum input of 1.65V and provides outputs as low as 1.2V. Output current is guaranteed to 300mA, making this regulator ideal for digital loads. The unique low input voltage capability and very low dropout make this device an ideal post regulator to a synchronous buck regulator. In this configuration, accurate low voltage regulation is provided without the inefficiencies typically related to linear regulators. The enable pin can be used to initiate shutdown mode, where the operating current falls to an extremely low 10nA, typically. The FAN2564 is designed to be stable with spacesaving ceramic capacitors as small as 0402 case size. The FAN2564 is available in 4-bump 0.5mm pitch wafer-level chip-scale package (WLCSP) and a 6-lead 2 x 2mm ultra-thin molded leadless package (UMLP). Applications Post Regulator Cell Phones and Smart Phones WLAN, 3G, and 4G Data Cards PMP and MP3 Players Typical Application Circuit Figure 1. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 Typical Application Circuit www.fairchildsemi.com FAN2564 -- 300mA Low VIN LDO for Digital Applications Ordering Information Part Number FAN2564UC12X FAN2564UC13X FAN2564UC15X FAN2564UC18X FAN2564UMP12X FAN2564UMP13X FAN2564UMP15X FAN2564UMP18X Notes: For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. Output (1) Voltage 1.2 1.3 1.5 1.8 1.2 1.3 1.5 1.8 Temperature Range Package Eco Status Packing Method -40 to 85C WLCSP-4 0.5mm Pitch Green Tape and Reel -40 to 85C 6 Lead UMLP 2 x 2mm RoHS Tape and Reel 1. Other voltage options available upon request. Contact a Fairchild representative. Block Diagram Figure 2. Block Diagram (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 2 FAN2564 -- 300mA Low VIN LDO for Digital Applications Pin Configuration GND A1 VOUT B1 A2 B2 EN VIN EN VIN A2 B2 A1 B1 GND VOUT Figure 3. WLCSP Bumps Facing Down Figure 4. WLCSP, Bumps Facing Up Figure 5. UMLP, Leads Facing Down Pin Definitions Pin # WLCSP A1 B1 B2 A2 UMLP 6 4 3 1 5 2 Name GND VOUT VIN EN NC NC Description Ground. Power and IC ground. All signals are referenced to this pin. VOUT. Connect to output voltage. Input Voltage. Connect to input power source. Enable. The device is in shutdown mode when voltage to this pin is <0.4V and enabled when >0.95V. No connect. No connect. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 3 FAN2564 -- 300mA Low VIN LDO for Digital Applications Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol VIN TJ TSTG TL ESD Parameter Input Voltage with Respect to GND Voltage on Any Other Pin with Respect to GND Junction Temperature Storage Temperature Lead Temperature (Soldering 10 Seconds) Electrostatic Discharge Protection Level Human Body Model per JESD22-A114 Charged Device Model per JESD22-C101 Machine Model per JESD22-A115 Min. -0.3 -0.3 -40 -65 4 2 200 Max. 4.5 VIN +150 +150 +260 Units V V C C C kV V Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol VCC IOUT CIN COUT TA TJ Supply Voltage Range Output Current Input Capacitor Output Capacitor Parameter Min. 1.8 0 Typ. Max. 3.6 300 Units V mA F F C C 1.0 1.0 -40 -40 4.7 10.0 +85 +125 Operating Ambient Temperature Operating Junction Temperature Thermal Properties Symbol JA Parameter Junction-to-Ambient Thermal Resistance (2) Min. WLSCP UMLP Typ. 200 49 Max. Units C/W C/W Note: 2. Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed junction temperature TJ(max) at a given ambient temperate TA. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 4 FAN2564 -- 300mA Low VIN LDO for Digital Applications Electrical Characteristics VIN =VOUT + 0.5V or 1.8V (whichever is higher). TA=-40C to +85C, test circuit is Figure 1, typical values are at TA=25C, ILOAD=1 mA, VEN=VIN, unless otherwise noted. (3) Symbol Power Supplies VIN IGND ISD V(EN) I(EN) Regulation IOUT IOUT VDO Parameter Input Voltage Range Ground Current Shutdown Supply Current Enable High-level Input Voltage Enable Low-level Input Voltage Enable Input Leakage Current EN=GND ILOAD=0mA Conditions Min. 1.65 Typ. Max. 3.60 Units V A A A V 45 140 0.01 0.95 75 200 1.00 0.4 ILOAD=300mA VIN=3.6V, EN=GND 0 2.5 0 300 4.0 A mA mA 100 -1.0 -1.5 -2.5 0.03 10 500 500 100 0 +160 +30 60 100 160 1.0 1.5 2.5 0.50 60 900 900 %/V V/mA mA mA s % C C dB VRMS % mV EN=VIN=3.6V Minimum Output Current Maximum Output Current Dropout Voltage (4) ILOAD=300mA Over Full VIN, IOUT, at Room 1.2V, 1.3V, 1.5V Temperature 1.8V 1.2V, 1.3V, 1.5V, 1.8V Over Full VIN, IOUT, Temperature Range VOUT Output Voltage Accuracy VOUTline VOUTload ISCP ISU tON Line Regulation Load Regulation Short-circuit Current Limit Start-up Peak Current Turn-on Time (5) (5) VIN=VOUT(NOM) + 0.5V to 3.6V, IOUT=1mA IOUT=1mA to 300mA EN Transition, LOW to HIGH EN Transition, LOW to HIGH IOUT=1mA Rising Temperature Hysteresis (5) Startup Overshoot TSD PSRR en Peak VOUTline Peak VOUTload Thermal Shutdown Power Supply Rejection Ratio Output Noise Voltage (5) f=1kHz 10Hz to 100kHz Timing Characteristics Line Transient Response (5) 600mV, tRISE=tFALL=30s 1mA-300mA-1mA, tRISE=tFALL=1s 6 50 mV mV Load Transient Response (5) Note: 3. VIN voltage tolerance +/- 5%. 4. Dropout voltage is the minimum input to output differential voltage needed to maintain VOUT to within 5% of nominal value. This parameter is only specified for output voltages greater than or equal to 1.8V. 5. This electrical specification is guaranteed by design. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 5 FAN2564 -- 300mA Low VIN LDO for Digital Applications Typical Performance Characteristics Unless otherwise noted, VIN=VOUT(Nominal)+0.5V or 1.8V (whichever is greater), VOUT=1.2V,CIN=1F, COUT=4.7F, and TA=25C. Figure 6. Output Voltage Change vs. Temperature Figure 7. Output Voltage vs. Minimum Input Voltage Figure 8. Dropout Voltage Figure 9. Ground Current vs. Load Current Figure 10. Ground Current vs. VIN, ILOAD=1mA www.fairchildsemi.com 6 (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 FAN2564 -- 300mA Low VIN LDO for Digital Applications Typical Performance Characteristics Unless otherwise noted, VIN=VOUT(Nominal)+0.5V or 1.8V (whichever is greater), VOUT=1.2V,CIN=1F, COUT=4.7F, and TA=25C. Figure 11. Load Transient, VOUT= 1.2V Figure 12. Load Transient, VOUT= 2.8V Figure 13. Line Transient, ILOAD= 1mA Figure 14. Line Transient, ILOAD= 300mA Figure 15. Enable Characteristics 7 Figure 16. Short Circuit Current www.fairchildsemi.com (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 FAN2564 -- 300mA Low VIN LDO for Digital Applications Typical Performance Characteristics Unless otherwise noted, VIN=VOUT(Nominal)+0.5V or 1.8V (whichever is greater), VOUT=1.2V,CIN=1F, COUT=4.7F, and TA=25C. Figure 17. Inrush Current Figure 18. Inrush Current Figure 19. Power Supply Rejection Ratio Figure 20. Power Supply Rejection Ratio Figure 21. Noise Density 8 Figure 22. Noise Density www.fairchildsemi.com (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 FAN2564 -- 300mA Low VIN LDO for Digital Applications Application Information Enable and Soft Start A 1.4 M pull-down resistor ensures the EN pin to be in LOW state when it is floating. The chip is in shut-down mode when EN pin is LOW. To enable the chip, the EN pin needs to be raised higher than 0.95V. The output pin starts to charge up to the final voltage. On-chip soft-start circuitry limits the peak inrush current through VIN pin to less than the specified typical value of 500mA, regardless of COUT value and load conditions. The startup time increases as VOUT, COUT, and load increases, but meets the specified 100s under the worst load and VOUT conditions. Thermal Considerations For best performance, the die temperature and the power dissipated should be kept at moderate values. The maximum power dissipated can be evaluated based on the following relationship: TJ(max) - TA PD(max) = JA (1) where TJ(max) is the maximum allowable junction temperature of the die and TA is the ambient operating temperature. JA is dependent on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with through-holes, stiffeners, and other enhancements can also aid in reducing JA. The heat contributed by the dissipation of other devices located nearby must be included in design considerations. Short-Circuit and Thermal Protection The output current is short-circuit protected. When a short-circuit fault occurs, the output current is automatically limited and VOUT drops, depending on the actual short-circuit resistance. Short-circuit fault or output overload may cause the die temperature to increase and exceed maximum ratings due to power dissipation. In such cases, depending upon the ambient temperature; VIN, load current, and the junction-to-air thermal resistance (JA) of the die; the device may enter thermal shutdown. When the die temperature exceeds the shutdown limit temperature, the onboard thermal protection disables the output until the temperature drops below its hyteresis value, at which point the output is re-enabled and a new soft-start sequence occurs as described above. Capacitors Selection The FAN2564 is stable with a wide range of capacitor values and sizes. For loop stability, a 1F input capacitor or bigger is recommended. Tolerance, temperature, and voltage coefficients of the capacitor must be considered to ensure effective capacitance stays around 1F or above. There is no special requirement on its ESR value. An output capacitor with an effective capacitance between 1F and 10F is required for loop stability. The ESR value should be within 5 to 100m. 2.2F or 4.7F ceramic capacitors are recommended to ensure stability over the full temperature, input, and output voltage range of operation, such as those listed in Table 1. Table 1. Recommended Capacitors Capacitance 1F 2.2F 2.2F 4.7F 4.7F Size 0603 0603 0402 0603 0402 Vendor MURATA MURATA MURATA MURATA MURATA Part Number GRM188R71C105KA120 GRM188R61A225KF340 GRM155R60J225ME15 GRM188C80G475KE19 GRM155R60G475M (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 9 FAN2564 -- 300mA Low VIN LDO for Digital Applications Layout Considerations CIN and COUT should be placed close to the device for optimal transient response and device behavior. A dedicated ground plane is recommended for proper GND connection. Figure 25. Bottom Layer Figure 23. Assembly Diagram Figure 24. Top Layer (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 10 FAN2564 -- 300mA Low VIN LDO for Digital Applications Physical Dimensions E BALL A1 INDEX AREA 0.03 C E A B 0.50 A1 0.50 2X D 0.03 C (O0.25) Cu PAD 2X (O0.35) SOLDER MASK OPENING TOP VIEW RECOMMENDED LAND PATTERN (NSMD) 0.06 C 0.05 C 0.618 0.542 0.3300.013 0.2500.025 D C SEATING PLANE SIDE VIEWS (X)+/-.018 NOTES: 0.005 CAB 12 X O0.315 +/- .025 E 0.50 0.50 B A 12 (Y)+/-.018 BOTTOM VIEW Figure 26. A. NO JEDEC REGISTRATION APPLIES. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS AND TOLERANCES PER ASMEY14.5M, 1994. D. DATUM C, THE SEATING PLANE IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS. E. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET. F. DRAWING FILENAME: UC004ABrev1 4-Bump, Wafer-Level Chip-Scale Package (WLCSP), 0.5mm Pitch Product Specific Dimensions Product FAN2564UCX D 1.41 +/-0.030 E 0.93 +/-0.030 X 0.215 Y 0.455 Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 11 FAN2564 -- 300mA Low VIN LDO for Digital Applications Physical Dimensions 0.10 C 2X 2.0 A B 2.0 6 1.60 1.50 4 0.50 0.10 C PIN1 IDENT 2X TOP VIEW 1.10 1.40 2.40 1 3 0.55 MAX 0.10 C 0.08 C (0.15) 0.65 0.30 0.05 0.00 RECOMMENDED LAND PATTERN C SEATING PLANE SIDE VIEW NOTES: PIN1 IDENT 1 1.50 MAX 3 A. OUTLINE BASED ON JEDEC REGISTRATION MO-229, VARIATION VCCC. B. DIMENSIONS ARE IN MILLIMETERS. 1.10 MAX 6x 0.35 0.25 6 4 C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. D. DRAWING FILENAME: MKT-UMLP06Crev1 0.65 1.30 0.35 6x 0.25 0.10 C A B 0.05 C BOTTOM VIEW Figure 27. 6-Pin, Ultrathin Molded Leadless Package (UMLP) Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 12 FAN2564 -- 300mA Low VIN LDO for Digital Applications (c) 2007 Fairchild Semiconductor Corporation FAN2564 * Rev. 1.0.1 www.fairchildsemi.com 13 |
Price & Availability of FAN2564UMP12X
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |